

WHAT IS CLAIMED IS:

sub B3

1. A semiconductor substrate comprising an insulating underlay and a crystalline silicon layer epitaxially grown thereon, said insulating underlay is a semiconductor substrate comprising a single crystal oxide substrate or a substrate comprising a silicon substrate and a crystalline oxide layer or fluoride layer stacked thereon, wherein a defect density evaluated by a defect density measuring method of measuring a number of pits per unit area formed by immersing in an iodine type etching solution is $7 \times 10^6/\text{cm}^2$ or less over an entire depth direction, and surface roughness of said crystalline silicon layer is 0.2 nm or less and 0.05 nm or more.

2. The semiconductor substrate as claimed in Claim 1, wherein said crystalline silicon layer has a X-ray diffraction rocking curve full width at half maximum of a silicon (004) peak parallel to substrate surface is 0.24 degree to 0.03 degree, and X-ray diffraction rocking curve full width at half maximum of a silicon (040) peak perpendicular to substrate surface is 0.18 degree to 0.03 degree.

3. The semiconductor substrate as claimed in Claim 1, wherein said crystalline silicon layer has a X-ray diffraction rocking curve full width at half maximum of

10000000 44848460

a silicon (040) peak perpendicular to substrate surface is smaller than X-ray diffraction rocking curve full width at half maximum of a silicon (004) peak parallel to substrate surface.

5

4. The semiconductor substrate as claimed in Claim 1, wherein said crystalline silicon layer has a X-ray diffraction rocking curve full width at half maximum of a silicon (040) peak perpendicular to substrate surface is almost constant over the entire depth direction and 0.18 degree to 0.03 degree.

5. The semiconductor substrate as claimed in Claim 1, wherein, after part of said crystalline silicon layer is thermally oxidized to form a silicon oxide layer on said crystalline silicon layer, an interface level density measured by a charge pumping method is $3 \times 10^{11}/\text{cm}^2$ to $1 \times 10^9/\text{cm}^2$.

6. The semiconductor substrate as claimed in Claim 1, wherein thickness of said crystalline silicon layer is $0.03 \mu\text{m}$ to $0.7 \mu\text{m}$.

7. The semiconductor substrate as claimed in Claim 1, wherein said insulating underlay is said single crystal oxide substrate, and said single crystal oxide substrate is a sapphire substrate.

8. The semiconductor substrate as claimed in above Claim 1, wherein said insulating underlay is said laminated substrate, said crystalline oxide layer stacked on silicon substrate as said substrate comprises one of α -Al₂O₃, γ -Al₂O₃, θ -Al₂O₃, MgO·Al₂O₃, CeO₂, SrTiO₃, (Zr_{1-x},Y_x)O_y, Pb(Zr, Ti)O₃, LiTaO₃, and LiNbO₃, and said fluoride layer comprises CaF₂.

9. A method of producing a semiconductor substrate with a low defect density silicon layer formed on an insulating underlay, said method comprising:

(a) a step of forming a first silicon layer on said insulating underlay;

(b) a step of performing a first ion implantation to said first silicon layer to make a deep part of an interface amorphous, and recrystallizing said amorphous layer by a first heat treatment;

(c) a step of epitaxially growing a silicon layer on said first silicon layer to form a second silicon layer; and

(d) a step of performing a second ion implantation to said second silicon layer to make a deep part of an interface amorphous, and recrystallizing said amorphous layer by a second heat treatment.

10. A method of producing a semiconductor substrate with

TOEED" 2878760

a low defect density silicon layer formed on an insulating underlay, said method comprising:

(a) a step of forming a first silicon layer on said insulating underlay;

5 (b) a step of performing a first ion implantation to said first silicon layer to make a deep part of an interface amorphous, and recrystallizing said amorphous layer by a first heat treatment;

10 (c) a step of heat treating said recrystallized first silicon layer in an oxidizing atmosphere to oxidize part of surface side;

(d) a step of removing silicon oxide film formed in said step (c) by etching;

15 (e) a step of epitaxially growing a silicon layer on remaining first silicon layer to form a second silicon layer; and

20 (f) a step of performing a second ion implantation to said second silicon layer to make a deep part of an interface amorphous, and recrystallizing said amorphous layer by a second heat treatment.

11. The method of producing a semiconductor substrate as claimed in Claim 10, wherein when said remaining first silicon layer is formed to a predetermined thickness, said
25 steps (c) to (d) are repeated two times or more.

12. The method of producing a semiconductor substrate as

claimed in Claim 10 or 11, wherein the silicon layer formed in said step (f) is regarded as said recrystallized first silicon layer formed in said step (b), and said steps (c) to (f) are repeated two times or more.

5

13. A method of producing a semiconductor substrate with a low defect density silicon layer formed on an insulating underlay, said method comprising:

10 (a) a step of forming a first silicon layer on said insulating underlay;

(b) a step of heat treating said first silicon layer in an oxidizing atmosphere to oxidize part of surface side;

(c) a step of removing silicon oxide film formed in said step (b) by etching;

15 (d) a step of epitaxially growing a silicon layer on remaining first silicon layer to form a second silicon layer; and

20 (e) a step of ion implanting to said second silicon layer to make a deep part of an interface amorphous, and recrystallizing said amorphous layer by heat treatment.

14. The method of producing a semiconductor substrate as claimed in Claim 13, wherein when said remaining first silicon layer is formed to a predetermined thickness, said
25 steps (b) to (c) are repeated two times or more.

15. The method of producing a semiconductor substrate as

claimed in Claim 13, wherein said silicon layer formed in said step (e) is regarded as said first silicon layer formed in said step (a), and said steps (b) to (e) are repeated two times or more.

5

SUB
aa

16. The method of producing a semiconductor substrate as claimed in any one of Claims 10 to 15, wherein said oxidizing atmosphere contains a mixed gas of oxygen and hydrogen or water vapor.

10

17. The method of producing a semiconductor substrate as claimed in any one of Claims 10 to 16, wherein temperature of heat treatment in said oxidizing atmosphere is 600°C to 1300°C.

15

18. The method of producing a semiconductor substrate as claimed in any one of Claims 10 to 16, wherein heat treatment in said oxidizing atmosphere comprises a two-stage heat treatment at different temperatures, wherein initially a high temperature heat treatment is performed at a high temperature and a low temperature heat treatment is performed at a lower temperature subsequent to said high temperature heat treatment.

20

25

19. The method of producing a semiconductor substrate as claimed in Claim 18, wherein the temperature of the high temperature heat treatment in said oxidizing atmosphere

is 800°C to 1200°C and the temperature of the low temperature heat treatment in said oxidizing atmosphere is 700°C to 1100°C.

20. The method of producing a semiconductor substrate as claimed in any one of Claims 9 to 15, wherein a temperature at which a silicon layer is epitaxially grown on said first silicon layer to form a second silicon layer is 550°C to 1050°C.

21. The method of producing a semiconductor substrate as claimed in any one of Claims 9 to 15, wherein before said step of epitaxially growing a silicon layer on said first silicon layer to form a second silicon layer, said first silicon layer is heat treated in a hydrogen atmosphere or in a vacuum.

22. The method of producing a semiconductor substrate as claimed in any one of Claims 9 to 15, wherein a growing chamber of an apparatus used when a silicon layer is epitaxially grown on said first silicon layer to form a second silicon layer has a base pressure of 10^{-7} Torr or less.

23. The method of producing a semiconductor substrate as claimed in any one of Claims 9 to 15, wherein method of epitaxially growing a silicon layer on said first silicon

SUB
Q₃
Concl

layer to form a second silicon layer is a UHV-CVD method or a MBE method.

24. The method of producing a semiconductor substrate as
5 claimed in any one of Claims 9 to 15, wherein when
epitaxially growing a silicon layer on said first silicon
layer to form a second silicon layer, a growing temperature
is set high only in an initial stage of growth.

545
B3
10 25. The method of producing a semiconductor substrate as
claimed in Claim 24, wherein method of epitaxially growing
a silicon layer on said first silicon layer to form a second
silicon layer is an APCVD method or a LPCVD method.

545
B3
SUB
Q₄

26. The method of producing a semiconductor substrate as
claimed in any one of Claims 9 to 15, wherein after said
step of ion implanting to said second silicon layer to make
a deep part of an interface amorphous, and recrystallizing
said amorphous layer by heat treatment, or after said step
20 of epitaxially growing a silicon layer to form a second
silicon layer, further comprising a step of heat treatment
in hydrogen.

545
B3
SUB
Q₅

27. The method of producing a semiconductor substrate as
25 claimed in Claim 26, wherein temperature of said heat
treatment in hydrogen is 800°C to 1200°C.

SUB
A5

28. The method of producing a semiconductor substrate as claimed in any one of Claims 9 to 15, wherein after said step of ion implanting to said second silicon layer to make a deep part of an interface amorphous, and recrystallizing
5 said amorphous layer by heat treatment, a surface of the silicon layer is flattened.

SUB
B3

29. The method of producing a semiconductor substrate as claimed in Claim 28, wherein said method of flattening
10 surface of said silicon layer is a chemical and/or mechanical polishing.

SUB
A6

30. The method of producing a semiconductor substrate as claimed in any one of Claims 9 to 29, wherein said step
15 of forming a first silicon layer on said insulating underlay is a step of epitaxially growing said first silicon layer on said insulating underlay.

31. The method of producing a semiconductor substrate as
20 claimed in any one of Claims 9 to 30, wherein said insulating underlay is a single crystal oxide substrate.

SUB
B3

32. The method of producing a semiconductor substrate as claimed in Claim 31, wherein said insulating underlay is
25 a sapphire substrate.

SUB
A7

33. The method of producing a semiconductor substrate as

SUB
A7
cont

claimed in any one of Claims 9 to 30, wherein said insulating underlay is a laminated substrate comprising crystalline oxide layer or fluoride layer stacked on a silicon substrate as a substrate.

5

sub
B3

34. The method of producing a semiconductor substrate as claimed in Claim 33, wherein said crystalline oxide layer comprises one of α -Al₂O₃, γ -Al₂O₃, θ -Al₂O₃, MgO·Al₂O₃, CeO₂, SrTiO₃, (Zr_{1-x},Y_x)O_y, Pb(Zr, Ti)O₃, LiTaO₃, and LiNbO₃, and

10 said crystalline fluoride layer comprises CaF₂.

35. A semiconductor substrate produced by the method as claimed in any one of Claims 9 to 34.

15 36. The semiconductor substrate as claimed in any one of Claims 1 to 8, characterized in that it is produced by the method as claimed in any one of Claims 9 to 34.

37. A semiconductor device having a semiconductor

20 substrate, wherein said semiconductor substrate is a semiconductor substrate as claimed in any one of Claims 1 to 8 is used, whereby improving device characteristics.

38. The semiconductor device as claimed in Claim 37,

25 wherein said semiconductor device is MOSFET, and said device characteristic improved by using the semiconductor substrate as claimed in any one of Claims 1 to 8 as

SUB
Q₈
Cont

5 semiconductor substrate thereof is at least one of trans-conductance, cut-off frequency, flicker noise, electrostatic discharge, drain breakdown voltage, dielectric breakdown charge amount, and leakage current characteristics.

10 39. The semiconductor device as claimed in Claim 38, wherein said MOSFET uses the semiconductor substrate as claimed in any one of Claims 1 to 8 as the semiconductor substrate thereof, is a MOSFET formed on a semiconductor substrate with a thickness of crystalline silicon layer of $0.03\mu\text{m}$ to $0.7\mu\text{m}$, and no kink appears in a current - voltage measurement, a drain breakdown voltage as measured using a gate length of $0.8\mu\text{m}$ is 7V or more, and an input
15 gate voltage spectral density representing flicker noise is $3 \times 10^{-12} \text{ V}^2/\text{Hz}$ or less at a measuring frequency of 100 Hz.

20 40. The semiconductor device as claimed in Claim 37, wherein said semiconductor device is a bipolar transistor, and device characteristic improved by using the semiconductor substrate as claimed in any one of Claims 1 to 8 as the semiconductor substrate thereof is at least one of trans-conductance, cut-off frequency, collector
25 current, leakage current, and current gain.

41. The semiconductor device as claimed in Claim 37,

09787877-032301

SUB
As
Cont

wherein said semiconductor device is a diode, and device characteristic improved by using the semiconductor substrate as claimed in any one of Claims 1 to 8 as semiconductor substrate thereof is at least one of reverse bias leakage current, forward bias current, and diode factor.

42. The semiconductor device as claimed in Claim 41, wherein said diode is a pin photodiode formed on the semiconductor substrate as claimed in any one of Claims 1 to 8 as the semiconductor substrate thereof having a thickness of crystalline silicon layer of 0.03 to 0.7 μ m, having a pin area width of each 1 μ m, and a dark current measured under a condition applied with a 2V reverse bias is 10^{-11} A or less, and a photocurrent under light irradiation of 1W/cm² intensity at wavelength 850 nm is 10^{-10} A or more.

43. The semiconductor device as claimed in Claim 37, wherein said semiconductor device is a semiconductor device integrated circuit, and device characteristic improved by using the semiconductor substrate as claimed in any one of Claims 1 to 8 as semiconductor substrate thereof is at least one of frequency characteristic, noise characteristic, amplification characteristic, and power consumption characteristic.

SUB
Q8 concl

44. A semiconductor device having a semiconductor substrate, wherein the semiconductor substrate is produced by the method as claimed in any one of Claims 9 to 34 is used, whereby improving device characteristics.

5

45. The semiconductor device as claimed in Claim 44, wherein said semiconductor device is a MOSFET, and said device characteristic is at least one of trans-conductance, cut-off frequency, flicker noise, electrostatic discharge, drain breakdown voltage, dielectric breakdown charge amount, and leakage current characteristics.

10

46. The semiconductor device as claimed in Claim 45, wherein said MOSFET is formed on the semiconductor substrate with a thickness of crystalline silicon layer of $0.03\mu\text{m}$ to $0.7\mu\text{m}$, and no kink appears in a current - voltage measurement, a drain breakdown voltage as a measured using a gate length of $0.8\mu\text{m}$ is 7V or more, and an input gate voltage spectral density representing flicker noise is $3 \times 10^{-12} \text{ V}^2/\text{Hz}$ or less at a measuring frequency of 100 Hz.

15

20

47. The semiconductor device as claimed in Claim 44, wherein said semiconductor device is a bipolar transistor, and said device characteristic is at least one of trans-conductance, cut-off frequency, collector current,

25

TOEED 282860

(a) a step of forming a first silicon layer on said insulating underlay;

(b) a step of performing a first ion implantation to said first silicon layer to make a deep part of an interface amorphous, and recrystallizing said amorphous layer by a first heat treatment;

(c) a step of epitaxially growing a silicon layer on said first silicon layer to form a second silicon layer;

(d) a step of performing a second ion implantation to said second silicon layer to make a deep part of an interface amorphous, and recrystallizing said amorphous layer by a second heat treatment; and

(e) after heat treating said silicon layer formed in said step (d) in an oxidizing atmosphere to oxidize part of surface side, a step of removing said formed silicon oxide film by etching to adjust said silicon layer to a desired thickness.

52. A method of producing a semiconductor device comprising an insulating underlay and a silicon layer formed thereon, said method comprising:

(a) a step of forming a first silicon layer on said insulating underlay;

(b) a step of performing a first ion implantation to said first silicon layer to make a deep part of an interface amorphous, and recrystallizing said amorphous layer by a first heat treatment;

09787877-032304

(c) a step of heat treating said recrystallized first silicon layer in an oxidizing atmosphere to oxidize part of surface side;

(d) a step of removing said silicon oxide film formed in said step (c) by etching;

(e) a step of epitaxially growing a silicon layer on remaining first silicon layer to form a second silicon layer;

(f) a step of performing a second ion implantation to said second silicon layer to make a deep part of an interface amorphous, and recrystallizing said amorphous layer by a second heat treatment;

(g) after heat treating said silicon layer formed in said step (f) in an oxidizing atmosphere to oxidize part of surface side, a step of removing said formed silicon oxide film by etching to adjust said silicon layer to a desired thickness.

53. The method of producing a semiconductor device as claimed in Claim 52, wherein when forming said remaining first silicon layer to a predetermined thickness, said steps (c) to (d) are repeated two times or more.

54. The method of producing a semiconductor device as claimed in any one of Claims 52 to 53, wherein said silicon layer formed in said step (f) is regarded as said recrystallized first silicon layer formed in said step (b),

and said steps (c) to (f) are repeated two times or more.

55. A method of producing a semiconductor device comprising an insulating underlay and a silicon layer formed thereon, said method comprising:

(a) a step of forming a first silicon layer on said insulating underlay;

(b) a step of heat treating said first silicon layer in an oxidizing atmosphere to oxidize part of surface side;

10 (c) a step of removing said silicon oxide film formed in said step (b) by etching;

(d) a step of epitaxially growing a silicon layer on said remaining first silicon layer to form a second silicon layer;

15 (e) a step of ion implanting to said second silicon layer to make a deep part of an interface amorphous, and recrystallizing said amorphous layer by heat treatment; and

20 (f) after heat treating said silicon layer formed in said step (e) in an oxidizing atmosphere to oxidize part of surface side, a step of removing said formed silicon oxide film by etching to adjust said silicon layer to a desired thickness.

25 56. The method of producing a semiconductor device as claimed in Claim 55, wherein when forming said remaining first silicon layer to a predetermined thickness, said

steps (b) to (c) are repeated two times or more.

57. The method of producing a semiconductor device as claimed in any one of Claims 55 to 56, wherein said silicon layer formed in said step (e) is regarded as said first silicon layer formed in said step (a), and said steps (b) to (e) are repeated two times or more.

SUB
Q10
09787877-032301
10 58. The method of producing a semiconductor device as claimed in any one of Claims 51 to 57, wherein after said step of ion implanting to said second silicon layer to make a deep part of an interface amorphous and recrystallizing said amorphous layer by heat treatment, or after said step of epitaxially growing said silicon layer to form a second silicon layer, further comprising a step of heat treatment in hydrogen.

20 59. The method of producing a semiconductor device as claimed in any one of Claims 51 to 57, wherein after said step of ion implanting to said second silicon layer to make a deep part of an interface amorphous and recrystallizing said amorphous layer by heat treatment, a surface of said silicon layer is flattened by chemical and/or mechanical polishing.